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Abstract. In this paper, we investigates the different dose and tilt HALO implant step in order to 
characterize the 45nm NMOS device. Besides HALO, the other two process parameters are oxide 
growth temperature and source/drain (S/D) implant dose. The settings of process parameters were 
determined by using Taguchi experimental design method. This work was done using TCAD 
simulator, consisting of a process simulator, ATHENA and device simulator, ATLAS. These two 
simulators were combined with Taguchi method to aid in design and optimizer the process 
parameters. Threshold voltage (VTH) results were used as the evaluation variable. The results were 
then subjected to the Taguchi method to determine the optimal process parameters and to produce 
predicted values. In this research, oxide growth temperature was the major factor affecting the 
threshold voltage (69%), whereas halo implant tilt was the second ranking factor (20%). The 
percent effect on Signal-to-Noice (S/N) ratio of halo implant dose and S/D implant dose are 6% and 
5% respectively. As conclusions, oxide growth temperature and halo implant tilt were identified as 
the process parameters that have strongest effect on the response characteristics. While S/D implant 
dose was identified as an adjustment factor to get threshold voltage for NMOS device closer to the 
nominal value (0.150V) at tox= 1.1nm. 
Introduction 
HALO structure has a local dopant pocket placed next to the drain and source junctions, which is 
called Halo Implant. The Halo implant can be independently adjusted for preventing punchthrough. 
The dopant spread in the channel frees from the conventional duty of punchthrough suppression, and 
can be reduced body effect [1]. For this reason, the Halo structure has been widely adopted in 
Complementary metal-oxide Semiconductor (CMOS) technology. Ion implantation processes are 
strong candidates to compensate variations of other processes because ion doses are comparatively 
easy to control within a wafer [2]. The depth of dopant, concentration and region are determined by 
the implant dose, energy, tilt and post anneal conditions. When an implant angle is not controlled 
correctly due to process setup fault, the distribution of carrier concentration will shift, resulting in 
either non-functional or bad performance devices. Halo implants are commonly introduced after gate 
patterning in modern ULSI devices. These are implant with tilt angles ranging from 20o to 60o, 
depending on different design or special requirement of devices and processes [3]. To ensure that 
both sides of the channel and transistors patterned in both X and Y directions get doped, the halo 
implant employs ‘Quad’ mode whereby the total dose is delivered to the wafer in 4 rotational steps 
of 90o each. Each rotation receives a quarter of the dose. Guo et al. [4] have proposed that the device 
performance can be affected if the implant angle varies even by 0.5o. At a high implant angle, the 
wafer orientation angle is critical since it determines which side of the device gets the implant. Wang 
et al. [3] have reported that the halo implant angle plays an important role in device properties. Fig. 1 
shows the halo implant with a large tilt angle between the silicon wafer normal and the ion implant 
direction. 
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Fig. 1   Halo implant – only two quarters of total dose for two rotations [3] 
Many researchers have proposed method not only to control the electrical characteristics, mainly 
threshold voltage and saturation current but also to optimize the process parameters variation. The 
process parameter fluctuations in general can be organized as global variations and local variations. 
Local variations between identically laid-out devices arise from random microscopic processes 
variations. The random distributions arise from the variation of process parameters for example 
impurity concentration densities, oxide thickness and diffusion depths which result from varying 
operating or environmental conditions during the deposition or diffusion of the impurity dopants. 
The fluctuations in the process parameters may result in the variation of sheet resistance and 
threshold voltage [5]. 
In this paper, for identify semiconductor process parameters whose variability would impact most 
on the device characteristics is realized using Taguchi Method [6]. Taguchi method has become a 
powerful tool for improving productivity during research and development. So that high quality 
products can be produced quickly and at low cost. The optimal process parameters obtained from the 
Taguchi method are insensitive to the variation of environmental conditions and other noise factor. 
This method uses a special design of orthogonal arrays to study the entire process parameter space 
with only a small number of experiments. Using an orthogonal array to design the experiment could 
help the designers to study the influence of multiple controllable factors on the average of quality 
characteristics and the variations in a fast and economic way [7]. 
Process and Device Structure 
Sample used in these experiments were <100> orienting and p-type (boron doped) silicon wafers. 
P-wells was created starting with developing a 200Å oxide layer on the wafers followed by boron 
doping. The oxide layer was etched after the doping process was completed. It was followed by 
annealing process to strengthen the structure. Next, STI was developed to isolate neighbouring 
transistor. A 130Å stress buffer was developed on the wafers with 25-minute diffusion processes. 
Then, a 1500Å nitride layer was deposited using the Low Pressure Chemical Vapour Deposition 
(LPCVD) process. This thin nitride layer was acted as the mask when silicon was etched to expose 
the STI area. Photo resistor layer was then deposited on the wafers and unnecessary part will be 
removed using the Reactive Ion Etching (RIE) process. An oxide layer was developed on the trench 
sides to eliminate any items from entering the silicon substrate. Chemical Mechanical polishing 
(CMP) was then applied to eliminate extra oxide on the wafers. Lastly, STI was annealed for 15 
minutes at 900oC temperature. A sacrificial oxide layer was then developed and etched to eliminate 
defects on the surface.   
The gate oxide was grown and a Boron Difluoride (BF2) threshold-adjustment implant was done 
in the channel region through this oxide. The polysilicon gate was then laid and defined followed by 
the halo implantation. In order to get an optimum performance for NMOS device, indium was 
doped. Halo implantation was followed by developing sidewall spacers. Sidewall spacers were then 
used as a mask for source/drain implantation. Arsenic atom was implanted at a desired 
concentration to ensure the smooth current flow in NMOS device. 
Silicide layer was then annealed on the top of polysilicon. The next step in this process was the 
development of Boron Phosphor Silicate Glass (BPSG) layer. This layer will be acted as Premetal 
Dielectric (PMD), which is the first layer deposited on the wafer surface when a transistor was 
produced. This transistor was then connected with aluminum metal. After this process, the second 
aluminum layer was deposited on the top of the Intel Metal Dielectric (IMD) and unwanted 
aluminum was etched to develop the contacts [8]. The procedure was completed after the 
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metallization and etching were performed for the electrode formation and the bonding pads were 
opened. Once the devices were built with ATHENA, the complete devices can be simulated in 
ATLAS to provide specific characteristics such as the ID versus VGS curve. The threshold voltage 
(VTH) can be extracted from that curve [9]. 
Taguchi Orthogonal L9 Array Method. 
The optimizations of the NMOS device has been done by changing individual process parameters 
(factors) laid out by the ATHENA [9]. The factors that were modified and examined include: the 
halo implant dose, and the S/D implant dose, the oxide growth temperature and the halo implant tilt. 
The value of the process parameter at the different levels is listed in Table 1. 
 
Table 1  PROCESS PARAMETERS AND THEIR LEVELS  
S
y
m
b
o
l 
Process Parameter Unit Level 1 Level 2 Level 3 
A Oxide Growth Temp  oC  815 820 824 
B Halo Implant Dose  atom/cm3 3.25E13 3.30E13 3.35E13 
C Halo Implant Tilt Degree 20 25 30 
D S/D Implant Dose  atom/cm3 5.85E14 5.90E14 5.95E14 
In this research, an L9(3
4) orthogonal array which has 9 experiments was used. The experimental 
layout for the process parameters using the L9(3
4)  orthogonal array is shown in  Table 2. 
Table 2  EXPERIMENTAL LAYOUT USING L9(34) ORTHOGONAL ARRAY 
Exp. No. 
Process Parameter level 
A 
Oxide Growth Temp  
B 
Halo Implant Dose 
C 
Halo Implant Tilt 
D 
S/D Implant Dose 
1 1 1 1 1 
2 1 2 2 2 
3 1 3 3 3 
4 2 1 2 3 
5 2 2 3 1 
6 2 3 1 2 
7 3 1 3 2 
8 3 2 1 3 
9 3 3 2 1 
Result and Analysis 
The results of the first set experiment that was simulated using ATHENA module were discussed. 
Fig. 2 shows the graph of ID versus VG at VD=0.05V and VD=1.1V for NMOS devices. The threshold 
voltage value is 0.155V. These values are still in range ± 12.7% from the nominal values. The 
nominal value of threshold voltage for NMOS is 0.15V [10].  
 
Fig. 2   Graph ID-VG for 45nm NMOS device. 
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NMOS use boron as the halo dopant. In addition to on-state and off-state currents, VTH is also a 
critical parameter for MOS devices. Ideal threshold voltage approaches to zero so that the noise 
margin of a CMOS inverter can be maximized. VTH increases with an increased tilt angle, because of 
a high local doping concentration of the Halo dopant close to the channel surface. The increased VTH 
for a high tilt angle also reduces the IDsat. Based on the threshold voltage results, one can conclude 
that a high tilt angle, may give a smaller noise margin [1].  
The results of VTH were then analyzed and processed with Taguchi Method to get the optimal 
design. The optimized result from Taguchi Method was then simulated in order to verify the 
predicted optimal design.  
Analysis of 45nm NMOS Device. 
The results of threshold voltage for NMOS device using the L9 orthogonal array are shown in 
Table 3. 
Table 3    VTH Values For NMOS Device 
Exp. 
No 
Threshold Voltage (Volts) 
Vth1 Vth2 Vth3 Vth4 
1 0.155925 0.152621 0.155493 0.152191 
2 0.139381 0.136179 0.138941 0.135739 
3 0.141605 0.135721 0.141153 0.135268 
4 0.110389 0.110211 0.109936 0.109758 
5 0.151485 0.154275 0.151041 0.153854 
6 0.164392 0.164209 0.163947 0.163763 
7 0.127004 0.131433 0.126542 0.130975 
8 0.136830 0.141064 0.136386 0.140624 
9 0.161248 0.165621 0.160819 0.165173 
Threshold voltage of the device belongs to the nominal-the-best quality characteristics. These S/N 
ratio is selected to get closer or equal to a given target value, which is also known as nominal value 
[11]. The S/N Ratio, η of the nominal-the-best quality characteristics can be expressed as [12,13]: 
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While n is the number of tests and Yi the experimental value of the threshold voltage, is mean and 
is variance. In the nominal-the-best, there are two types of factor to find which are dominant and 
adjustment factors. By applying Equations (1)-(3), the η for each device were calculated and given in 
Table 4. The effect of each process parameter on the S/N Ratio at different levels can be separated 
out because the experimental design is orthogonal. The S/N ratio for each level of the process 
parameters is summarized in Table 5. In addition, the total mean of the S/N ratio for the 9 
experiments is also calculated and listed in Table 5. 
Table 4   MEAN, VARIANCE AND S/N RATIOS FOR NMOS DEVICE 
Exp. No. Mean Variance S/N Ratio(Mean) S/N Ratio(Nominal-the-Best) 
1 0.154 3.70E-06 -16.2 38.1 
2 0.138 3.48E-06 -17.2 37.4 
3 0.138 1.16E-05 -17.2 32.2 
4 0.110 7.90E-08 -19.2 51.9 
5 0.153 2.66E-06 -16.3 39.4 
6 0.164 7.74E-08 -15.7 55.4 
7 0.129 6.62E-06 -17.8 34.0 
8 0.139 6.05E-06 -17.2 35.0 
9 0.163 6.41E-06 -15.7 36.2 
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Table 5    S/N RESPONSES FOR THE THRESHOLD VOLTAGE 
S
y
m
b
o
l 
Process Parameter 
S/N Ratio (Nominal-the-Best) 
T
o
ta
l 
M
ea
n
 
S
/N
 
M
a
x
 -
 
M
in
 
Level 1 Level 2 Level 3 
A Oxide Growth Temp  35.87 48.90 35.07 
39.95 
13.83 
B Halo Implant Dose  41.31 37.27 41.26 4.04 
C Halo Implant Tilt 42.84 41.80 35.20 7.64 
D S/D Implant Dose  37.89 42.26 39.69 4.37 
Fig. 3 and Fig. 4 show the S/N ratio and means graphs respectively for NMOS device. Basically, 
the larger the S/N ratio, the quality characteristic of the threshold voltage is better [7]. The closer the 
quality characteristic value to the target or nominal value of threshold voltage (0.15V), the better the 
product quality will be [11]. 
 
Fig. 3   S/N ratio graph for threshold voltage in NMOS device 
 
Fig. 4   Means graph for threshold voltage in NMOS device 
 
Analysis of Variance (ANOVA). 
The analysis of variance (ANOVA) is a common statistical technique to determine the percent 
contribution of each factor for results of the experiment. It is also can be used to investigate which of 
the process parameters significantly affect the performance characteristics [14]. It calculates 
parameters known as sum of squares (SS), degree of freedom (DF), variance, F-value and percentage 
of each factor. 
The results of ANOVA for the NMOS device are presented in Tables 6. Statistically, F-value 
provides a decision at some confidence level as to whether these estimates are significantly different. 
Larger F-value indicates that the variation of the process parameter makes a big change on the 
performance.  
According to this analysis, the most effective parameters with respect to the threshold voltage are 
oxide growth temperature, halo implant tilt, halo implant dose and S/D implant dose. The percent 
factor effect on S/N ratio or percent contribution indicates the relative power of a factor to reduce 
variation. For a factor with a high percent contribution will have a great influence on the 
performance.  
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Table 6     RESULTS OF ANOVA FOR NMOS DEVICE 
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A Oxide Growth Temp  2 362 181 34 69 0.62 
B Halo Implant Dose  2 32 16 3 6 36.21 
C Halo Implant Tilt 2 103 51 10 20 16.91 
D S/D Implant Dose  2 29 14 3 5 46.26 
a
At least 95% confidence. 
For NMOS device, oxide growth temperature was found to be the major factor affecting the 
threshold voltage (69%), whereas halo implant tilt was found to be the second ranking factor (20%). 
The percent factor effect on S/N ratio of halo implant dose and S/D implant dose are 6% and 5% 
respectively. In this work, S/D implant dose was described as the adjustment factor because it has the 
large effect on a mean (46.26%) and small effect on variance (5%) if compare with other factors. S/D 
implant dose can be adjusted within 5.85x1014 to 5.95x1014 atom/cm3. The adjustments have to be 
done to get the threshold voltage closer to the nominal value or target value (0.15V). The best 
settings of process parameters for NMOS device which had been suggested by Taguchi method are 
shown in Table 7. 
Table 7     BEST SETTING OF THE PROCESS PARAMETERS 
Symbol 
Process 
Parameter 
Unit 
Best  
Value 
A Oxide Growth Temp  oC  820 
B Halo Implant Dose  atom/cm3 3.25E13 
C Halo Implant Tilt Degree 20 
D S/D Implant Dose  atom/cm3  5.85E14 
Once the optimal level of the process parameters is selected, the final step is to predict and verify 
the improvement of the performance characteristic using the optimal level of the process parameters. 
The results of the final simulation for NMOS device are shown in Table 8. 
TABLE 8     RESULTS OF THE CONFIRMATION EXPERIMENT FOR THRESHOLD VOLTAGE 
Threshold Voltage (Volts) 
S
/N
 R
a
ti
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(M
ea
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S
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a
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(N
o
m
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a
l-
th
e-
B
es
t)
 
Vth1 Vth2 Vth3 Vth4 
0.1530290 0.152892 0.153789 0.153563 -16.3 51.1 
The S/N ratios for NMOS device after the optimization approaches is 51.1 dB. This value is 
within the predicted range S/N ratio of 51.19 to 51.02 dB. The threshold voltage for NMOS device 
after optimization approaches is 0.153V at tox= 1.1nm. These values are exactly same with 
International Technology Roadmap for Semiconductor (ITRS) prediction [10]. This shows that 
Taguchi Method can predict the optimum solution in finding the 45nm NMOS fabrication recipe 
with appropriate threshold voltage value. In this research, oxide growth temperature and halo implant 
tilt have the strongest effect on the response characteristics. 
Summary 
There are many physical limitations involved as the size gets smaller approaching the molecular 
or atomic limitations of the substrate and dopant. Threshold voltage (VTH) is the main parameter to 
determine whether the device works or not. Taguchi method design is used to develop a systematic 
design of experiment. It has many variants that can be applied to modeling device and a lot of 
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process parameter can be used. Based on the ANOVA method, the highly effective parameter on 
threshold voltage was found as oxide growth temperature (69%), whereas S/D implant dose was 
described as an adjustment factor. 
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